A new design strategy to fabricate 2-D electronic devices using ultrathin dielectrics

9 January 2020, by Ingrid Fadelli

Researchers at Nanjing University in China have recently presented a new strategy to overcome this limitation, ultimately allowing the deposition of gate dielectrics on 2-D semiconductors. In a paper published in Nature Electronics, they reported the successful ALD of high-$\varepsilon$ gate dielectrics on 2-D semiconductors using a molecular crystal as a seeding layer.

“Our research tries to solve the issue of high-quality gate dielectric integration for 2-D transistors,” Xinran Wang, one of the researchers who carried out the study, told TechXplore. “In state-of-the-art Si transistors, the effective oxide thickness (EOT) has been scaled down to sub-1 nm. At present, there is a big gap between 2-D materials and Si in terms of EOT, density of interface state (Dit), and gate leakage. If one wants to seriously push forward 2-D transistor technology, this gap must be overcome.”

The approach introduced by Wang and his colleagues enables the production of dielectrics with an equivalent oxide thickness of 1 nm on graphene, molybdenum disulphide ($\text{MoS}_2$) and tungsten diselenide ($\text{WSe}_2$). The dielectrics that result from the researchers’ approach exhibit a reduced roughness, density of interface states and leakage when compared with those produced using more conventional methods. Interestingly, they also present an improved breakdown field.

"Other than 2-D transistors, another direction explored by my research group is organic electronics," Wang added. "Over the past several years, we have developed means to precisely control the assembly of molecules on 2-D material surface. For many molecules, including PTCDA, we proved that we can control the growth so well that only a monolayer (~0.3 nm) is uniformly deposited, with a very clean interface."

The interface layer created by Wang and his research team in their previous work is one of the...
thinnest interface layers currently attainable. In their present study, they used this layer to fabricate graphene radio-frequency transistors that operate at 60 GHz, as well as MoS$_2$ and WSe$_2$ complementary metal-oxide-semiconductor transistors with a supply voltage of 0.8 V and a low subthreshold swing of 60 mV dec$^{-1}$. Finally, they also used their technique to create MoS$_2$ transistors with a channel length of 20 nm with an on/off ratio of over 10$^7$.

"I think our most meaningful result was that we were able to achieve 1 nm EOT in 2-D materials," Wang said. "It is widely believed that 2-D channel can reduce the power consumption of transistors compared to bulk semiconductors. However, in order to achieve that, we have to use the same operation voltage, and the transistors can be turned off sharply (subthreshold swing close to 60 mV/dec). Both quantities depend highly on the quality and thickness of gate dielectric. Our study truly demonstrates the potential of 2-D semiconductors toward low-power electronics."

Wang and his research group were the first to successfully develop 2-D transistors with a 1 nm EOT, successfully depositing dielectric on three different materials. Remarkably, the EOT and gate leakage they attained are comparable to those observed in state-of-the-art silicon CMOS, which is a significant step forward in this area of research.

"I think that there is still much room for improvement," Wang said. "For example, The Dit in 2-D transistors is still ~2 orders of magnitude higher than Si CMOS. In addition, it would be great to further reduce the EOT to ~0.8nm by using higher-k oxides. Finally, the compatibility of the materials we developed with existing CMOS processes also remains to be studied."


This document is subject to copyright. Apart from any fair dealing for the purpose of private study or research, no part may be reproduced without the written permission. The content is provided for information purposes only.